
SCAS675 - APRIL 2002



buffer that generates CPU, PCI, PCI/LDT, USB, FDC, and REF system clock signals to support PCs with an AMD-K8 Clawhammer-class system.

The CDC960 is a clock synthesizer/driver and

All output frequencies are generated from a 14.318-MHz crystal input. A reference clock input can be provided at the XIN input instead of a crystal. It is recommended to use the bypass mode of the internal oscillator in this case. Two phase-locked loops (PLLs) are used to generate the host frequencies and 48-MHz clock frequencies. On-chip loop filters and internal feedback eliminate the need for external components.

24

The device provides a standard mode (100 kbps) SMBus 1.1 serial interface for device control. The implementation is as a slave with read and write capability. The device address is specified in the SMBus serial interface device address table. Both SMBus inputs (SDATA and SCLK) provide integrated pullup resistors (typically 150 k Ω).

Seven 8-bit SMBus registers provide individual enable control for each of the outputs. The controllable outputs default to enabled at power up and can be placed in a disabled mode with a low-level output when a low-level control bit is written to the control register. The registers must be accessed in sequential order (i.e., random access of the registers not supported).

The CPU, PCI, PCI F, LDT, FDC (24/48-MHz), and USB (48-MHz) clock outputs provide low-skew/low-jitter clock signals for reliable clock operation. All outputs have 3-state capability, which can be selected via control inputs FS0, FS1, and FS2 at power-up preset condition.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

†LDT is equivalent to HT66 shown on AMD specification.



25 SCLK

description (continued)

The CPU bus is a 3.3-V differential push-pull output type. All others are single-ended CMOS buffers.

The host frequencies are fixed and are controlled by the FS0, FS1 and FS2 signals at power-up. The CPU bus frequencies are 200, 166, 133 and 100 MHz.

Because the CDC960 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. With use of external reference clock, this signal must be fixed-frequency and fixed-phase prior stabilization time starts.

FUNCTION TABLES

DEVICE FREQUENCY SELECT FUNCTIONS

SME	BUS		,,,	DUTC					I SELECT FUN	OUTPU	Te			
CONTR	OLLED		IN	PUTS						OUTPU	15			
FS4 (Byte 0, Bit 5)	FS3 (Byte 0, Bit 4)	24/48_SEL [‡]	PCI/LDT_SEL [‡]	FS2	FS1	FS0	CPU	PCI_F	PCI/LDT	USBŤ	FDC [†]	REF [†]	Comment	FUNCTION
L	L	Н	Н	Н	Н	Н	200 MHz	33 MHz	33 MHz	48 MHz	24 MHz	14.31818 MHz		ns p
L	L	Н	L	Н	Н	Н	200 MHz	33 MHz	66 MHz	48 MHz	24 MHz	14.31818 MHz		-# bi
L	L	L	Н	Н	Н	Н	200 MHz	33 MHz	33 MHz	48 MHz	48 MHz	14.31818 MHz		FSx and 24/48_SEL# pins are latched at power up
L	L	L	L	Н	Н	Н	200 MHz	33 MHz	66 MHz	48 MHz	48 MHz	14.31818 MHz		/48_ d at
L	L	H/L	H/L	Н	Н	L	166 MHz	33 MHz	33/66 MHz	48 MHz	24/48 MHz	14.31818 MHz		d 24 iche
L	L	H/L	H/L	Н	L	Н	133 MHz	33 MHz	33/66 MHz	48 MHz	24/48 MHz	14.31818 MHz		k an e lat
L	L	H/L	H/L	Н	L	L	100 MHz	33 MHz	33/66 MHz	48 MHz	24/48 MHz	14.31818 MHz		FS
L	L	Х	Н	L	L	Н	Xin	Xin/6	Xin/6	L	L	L	$f_{(xin)} = 0$ to	_O
L	L	Х	L	L	L	Н	Xin	Xin/6	Xin/3	L	L	L	200 MHz	Modes Test PLL by-pass mode
L	L	Н	Н	L	Н	Н	Xin	Xin/6	Xin/6	Xin/2	Xin/4	Xin		ss Te
L	L	Н	L	L	Н	Н	Xin	Xin/6	Xin/3	Xin/2	Xin/4	Xin	$f_{(xin)} = 0$ to	Modes by-pas
L	L	L	Н	L	Н	Н	Xin	Xin/6	Xin/6	Xin/2	Xin/2	Xin	$f_{(xin)} = 0 \text{ to}$ 16 MHz	L b
L	L	L	L	L	Н	Н	Xin	Xin/6	Xin/3	Xin/2	Xin/2	Xin		
L	L	Х	Χ	L	Н	L			Res	erved for fu	uture use			
L	L	Х	Χ	L	L	L	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z		
L	Н	H/L	H/L	Н	Н	Н	90 MHz	30 MHz	30/60 MHz	48 MHz	24/48 MHz	14.31818 MHz	-10%	
L	Н	H/L	H/L	Н	Н	L	119 MHz	30 MHz	30/60 MHz	48 MHz	24/48 MHz	14.31818 MHz	-10%	
L	Н	H/L	H/L	Н	L	Н	180 MHz	36.3 MHz	36.3/72.6 MHz	48 MHz	24/48 MHz	14.31818 MHz	-10%	
L	Н	H/L	H/L	Н	L	L	180 MHz	30 MHz	30/60 MHz	48 MHz	24/48 MHz	14.31818 MHz	-10%	
L	Н	H/L	H/L	L	Н	Н	111 MHz	36.9 MHz	36.9/73.9 MHz	48 MHz	24/48 MHz	14.31818 MHz	10%	
L	Н	H/L	H/L	L	Н	L	148 MHz	36.9 MHz	36.9/73.9 MHz	48 MHz	24/48 MHz	14.31818 MHz	10%	
L	Н	H/L	H/L	L	L	Н	222 MHz	44.4 MHz	44.4/88.8 MHz	48 MHz	24/48 MHz	14.31818 MHz	10%	
L	Н	H/L	H/L	L	L	L	222 MHz	36.9 MHz	36.9/73.9 MHz	48 MHz	24/48 MHz	14.31818 MHz	10%	
Н	Χ	H/L	H/L	Χ	Χ	Χ			Not-	yet-defined	d settings			

[†] If the REF, USB, and FDC outputs are disabled in by pass mode, the Xin-input can be driven with an external clock signal from 0 MHz to 200 MHz. Otherwise the maximum input frequency is limited to 16 MHz.



^{‡ 24/48}_SEL and PCI/LDT_SEL inputs operate independently from each other and the frequency of the corresponding bus, as shown in detail for the 200-MHz configuration.

FUNCTION TABLES (Continued)

SPREAD SPECTRUM

INPU	Т	
	0	Spread spectrum disabled
Spread	1	Spread spectrum enabled, –0.5% at CPU/CPU, PCI/LDT, PCI_F, PCI

DEVICE ENABLE FUNCTIONS

SME					II	NPUTS	6							OUT	PUTS					INTE	RNAL
FS4 (Byte 0, Bit 5)	FS3 (Byte 0, Bit 4)	24/48_SEL	PCI/LDT_SEL	LDT_Stop	PCI_Stop	FS2	FS1	FS0	SPREAD	NIX	CPU	± CPU ±	PCI_F	PCI	PCI/LDT	USB	FDC	REF	Comment	CRYSTAL	VCOs
L	L	Χ	Χ	Χ	Χ	L	L	L	Χ	Xtal	Hi-Z		Off	Off							
L	X	Х	Н	Н	Н	Н	Χ	Χ	Χ	Xtal	$\uparrow\downarrow$		$\uparrow\downarrow$	$\uparrow\downarrow$							
L	X	Х	Н	Н	L	Н	Χ	Χ	Χ	Xtal	$\uparrow\downarrow$	$\uparrow\downarrow$	$\uparrow\downarrow$	L	L	$\uparrow\downarrow$	$\uparrow\downarrow$	$\uparrow\downarrow$		$\uparrow\downarrow$	$\uparrow\downarrow$
L	X	Х	Н	L	Н	Н	Χ	Χ	Χ	Xtal	$\uparrow\downarrow$		$\uparrow\downarrow$	$\uparrow\downarrow$							
L	X	Х	Н	L	L	Н	Χ	Χ	Χ	Xtal	$\uparrow\downarrow$	$\uparrow\downarrow$	$\uparrow\downarrow$	L	L	$\uparrow\downarrow$	$\uparrow\downarrow$	$\uparrow\downarrow$		$\uparrow\downarrow$	$\uparrow\downarrow$
L	X	Х	L	Н	Н	Н	Χ	Χ	Χ	Xtal	$\uparrow\downarrow$		$\uparrow \downarrow$	$\uparrow\downarrow$							
L	X	Х	L	Н	L	Н	Χ	Χ	Χ	Xtal	$\uparrow\downarrow$	$\uparrow\downarrow$	$\uparrow\downarrow$	L	$\uparrow\downarrow$	$\uparrow\downarrow$	$\uparrow\downarrow$	$\uparrow\downarrow$		$\uparrow\downarrow$	$\uparrow\downarrow$
L	X	Х	L	L	Н	Н	Χ	Χ	Χ	Xtal	$\uparrow\downarrow$	$\uparrow\downarrow$	$\uparrow\downarrow$	$\uparrow\downarrow$	L	$\uparrow\downarrow$	$\uparrow\downarrow$	$\uparrow\downarrow$		$\uparrow\downarrow$	$\uparrow\downarrow$
L	Х	Х	L	L	L	Н	Χ	Χ	Χ	Xtal	$\uparrow\downarrow$	$\uparrow\downarrow$	$\uparrow\downarrow$	L	L	$\uparrow\downarrow$	$\uparrow\downarrow$	$\uparrow\downarrow$		$\uparrow\downarrow$	$\uparrow\downarrow$
L	L	Х	Χ	Χ	Н	L	L	Н	Χ	Н	Н	L	HL	HL	HL	L	L	L		Off	Off
L	L	Х	Н	Χ	Н	L	L	Н	Χ	L	L	Н	HL	HL	HL	L	L	L		Off	Off
L	L	Х	Н	Н	L	L	L	Н	X	L	L	Н	HL	L	L	L	L	L	핌	Off	Off
L	L	Х	L	L	Н	L	L	Н	X	Н	Н	L	HL	HL	L	L	L	L	MODE	Off	Off
L	L	Х	L	Н	L	L	L	Н	X	L	L	Н	HL	L	HL	L	L	L	SS	Off	Off
L	L	Х	Н	Н	L	L	Н	X	X	Н	Н	L	HL	L	L	HL	HL	HL	BYPA:	Off	Off
L	L	Х	Н	Н	L	L	Н	X	X	L	L	Н	HL	L	L	HL	HL	HL		Off	Off
L	L	Х	Н	L	Н	L	Н	Χ	Χ	Н	Н	L	HL	HL	HL	HL	HL	HL	PLL	Off	Off
L	L	Х	Н	L	Н	L	Н	Χ	Χ	L	L	Н	HL	HL	HL	HL	HL	HL		Off	Off
L	L	Х	L	Н	L	L	Н	Χ	Χ	L/H	L/H	H/L	HL	L	HL	HL	HL	HL		Off	Off
L	L	Х	L	L	Н	L	Н	Χ	Χ	L/H	L/H	H/L	HL	HL	L	HL	HL	HL		Off	Off
L	L	Χ	L	L	L	L	Н	Χ	Χ	L/H	L/H	H/L	HL	L	L	HL	HL	HL		Off	Off

[†] SMBus bits set to their reset values

OUTPUT BUFFER SPECIFICATIONS

BUFFER NAME	V _{DD} RANGE (V)	IMPEDANCE (Ω)	LUMPED TEST LOAD
CPU	3.135 – 3.465	40	10 pF
PCI, PCI_F, LDT	3.135 – 3.465	25	30 pF
REF, USB, FDC	3.135 - 3.465	35	20 pF




[‡]Hi-Z will have LOW state if external load circuit is applied, CPU and CPU are push-pull type outputs.

^{↑↓} Outputs toggle at the selected frequency according to the Device Frequency Select FunctionS table above.

HL device output state is undefined, either L or H. It is L if Xin is held static at L or H before the bypass mode is selected.

functional block diagram





Terminal Functions

TERMINA	.L		
NAME	NO.	1/0	DESCRIPTION
CPU[0:1],CPU[0:1]	41, 37 40, 36	0	3.3-V, differential CPU clock outputs CPU Clock Outputs 0 and 1: CPU push-pull true clock outputs of the differential pair CPU Clock Outputs 0 and 1: CPU push-pull complementary clock outputs of the differential pair
FS[0:2] & REF[0:2]	1, 48, 45	I/O	3.3 V, 14.318-MHz clock outputs Frequency Select inputs: Power—on strapping to set device operating frequency as described in the Device Frequency Select Functions table. These inputs have 150-k Ω internal pullup resistors. Low = 0, High = 1. 3.3-V reference clock outputs: Fixed clock output at 14.318 MHz
GND	5, 10, 15, 20, 27, 30, 34, 39, 47	G	Power Connection: Connected to VSS. Used to ground digital portions of the chip
GNDA	42	G	Analog GND: Connected to VSS through filter. Used to ground the main CPU-PLL on the chip
GNDF	33	G	Analog GND for 48-MHz PLL: Connected to V_{SS} through filter. Used to ground the 48-MHz PLL on the chip
LDT_Stop	12	I	Control for 66-MHz PCI clocks: Active LOW control input to halt all 66-MHz PCI clocks except the free-running clock. This input has a 150-k Ω internal pullup resistor. Once this input has been asserted, PCI/LDT outputs if operating at 66-MHz must stop in the low state within 1 μ s. Low = stop, High = running
PCI[0:5]	13, 14, 17, 18, 21, 22	0	3.3-V PCI clock outputs divided down from CPU-PLL 3.3-V PCI clock outputs: PCI clocks operate at 33 MHz.
PCI_F	23	0	3.3-V, 33-MHz clocks divided down from CPU-PLL 3.3-V Free-Running PCI clock output: The free-running PCI clock pin operates at 33 MHz. The free-running PCI clock is not turned off when PCI_Stop# is activated LOW.
PCI/LDT[0:2]	7, 8, 11	0	3.3-V PCI 33-MHz or LDT 66-MHz <u>outputs: This group</u> of outputs is selectable between 33 MHz and 66 MHz based upon the state of PCI/LDT_SEL. When running at 66 MHz these outputs are for use as reference clocks to LDT devices.
PCI/LDT_SEL	6	I	PCI 33-MHz/LDT 66-MHz Select: This input selects the output frequency of PCI/LDT outputs to either 33 MHz or 66 MHz. This is a dedicated input pin to avoid corruption of the input state due to PCI add-in cards that may have termination resistors on the input clocks. This input has a 150-k Ω internal pullup resistor. Low = 66-MHz outputs, High = 33-MHz outputs
PCI_Stop	24	I	3.3-V LVTTL-compatible input for $\overline{PCI_Stop}$ active low Control for 33-MHz PCI clocks: Active LOW control input to halt all 33-MHz PCI clocks except the free-running clock. This input has a 150-k Ω internal pullup resistor. Once this input has been asserted, the PCI outputs and PCI/LDT outputs operating at 33 MHz must stop in the low state within 1 μ s. Low = stop, High = running
SCLK	25	I	SMBus compatible SCLK. Clock pin for SMBus circuitry (SMBus revision 1.1). This input has an internal pull-up resistor of 150 k Ω . SCLK is a 3.6-V tolerant signal input. High impedance at power down is not supported.
SDATA	26	I/O	SMBus compatible SDATA Data pin for SMBus circuitry (SMBus revision 1.1). This output is open drain and has an internal pullup resistor of 150 k Ω . SDATA is a 3.6V tolerant signal IO. High impedance at power down is not supported.
SPREAD	44	I	Spread Spectrum Clocking Enable: Power-on strapping to set spread spectrum clocking as enabled or disabled. This input allows the default spread spectrum clocking mode to be enabled or disabled upon power up. This input has a 150-k Ω internal pullup resistor. Low = disable, High = enable. Note that all Athlon and Hammer systems are recommended to use SSC; therefore, the default of this pin is enabled and should only be turned off for debug and test purposes.
USB	31	0	3.3-V, fixed 48-MHz non-SSC clock output 3.3-V USB clock output: Fixed clock output at 48 MHz
V _{DD}	2, 9, 16, 19, 29, 35, 38, 46	Р	Power Connection: Connected to 3.3-V power supply. Used to supply digital portions of the chip



Terminal Functions (Continued)

TERMINAL	-		DECODINE
NAME	NO.	1/0	DESCRIPTION
V _{DDA}	43	Р	Analog $V_{\mbox{\scriptsize DD}}$: Connected to 3.3-V power supply through filter. Used to supply the main CPU-PLL on the chip
VDDF	32	Р	Analog $V_{\mbox{DD}}$ for 48-MHz PLL: Connected to 3.3-V power supply through filter. Used to supply the 48-MHz PLL on the chip
XIN	3	I	Crystal input – 14.318 MHz Crystal Connection or External Reference: Reference crystal input or external reference clock input. This pin includes an internal 36-pF load capacitance to eliminate the need for an external load capacitor.
XOUT	4	0	Crystal output – 14.318 MHz Crystal Connection: Reference crystal feedback. This output includes an internal 36-pF load capacitance to eliminate the need for an external load capacitor.
24/48_SEL & FDC	28	I/O	3.3-V super I/O clock output: The super I/O clock can be strapped for 24 MHz or 48 MHz. This input has a 150-k Ω internal pullup resistor. Low = 48-MHz output, High = 24-MHz output

connecting SCLK and SDATA to 5-V SMBus signals

SCLK and SDATA of CDC960 have been designed to work within a 3.3-V supply voltage environment only. In order to connect SCLK and SDATA to a 5-V SMBus configuration, external circuitry is required. A simple and inexpensive solution is to use clamping diodes. Two approaches are recommended for this solution:

1. Using Zener diode to clamp to GND in reverse-biased direction




Figure 1. SCLK SDATA Connection to 5-V SMBus Using Zener Diode

Zener diode D1 in Figure 1 is chosen such that the Zener voltage (V_{ZK}) cannot exceed 300 mV above V_{DD} of the CDC960. The minimum value of V_{ZK} must be greater than 2.1 V to meet minimum requirement for V_{IH} of the CDC960. The value of R1 is chosen to satisfy requirements both for I_{OH} of the driver of SCLK and SDATA and for V_{OL} and I_{OL} of SDATA of CDC960.

$$I_{OH} \le \frac{V_O - V_{IO}}{\left(R1 + R_S\right)}$$
 (For the driver of SCLK and SDATA. R_s is the source driver impedance.) (1)

$$2 \text{ mA} \le \frac{0.8 \text{ V}}{\text{R1} + \text{Z}_{\text{O}}} \le 6 \text{ mA}$$
 (For a SDATA of CDC960, $25 \Omega < \text{Z}_{\text{O}} < 47 \Omega$) (2)

$$\left(\text{R1} + \text{Z}_{\text{O}}\right) \times 1.75 \text{ mA} < 0.4 \text{ V} \text{ (For a SDATA of CDC960, } 25 \Omega < \text{Z}_{\text{O}} < 47 \Omega\right)$$
 (3)



connecting SCLK and SDATA to 5-V SMBus signals (continued)

There are many manufacturers making Zener diodes that can be used for this application. Panasonic MA8033 and Vishay BZX84C3V3 that have 3.1 V < V_Z < 3.5 V can be used for this application. In this case R1 is recommended as 150 Ω .

The worst I_{OH} in equation (1) is 16 mA when V_{OH} = 5.5 V, R_S = 0 Ω and V_{IO} = 3.1 V.

The current in equation (2), between 4 mA and 4.6 mA, satisfies the requirement.

Equation (3) is also satisfied with the selected R1 and diode.

2. Clamping Diode to V_{DD}




Figure 2. SCLK SDATA Connection to 5-V SMBus Using Clamping Diode to V_{DD}

Diode D1 in Figure 2 should have a small forward voltage (V_F). Ideally, we want V_F to be less than 300 mV to meet the input voltage requirement of the CDC960. International IOR Rectifier has a device (part number 10BQ015) with maximum V_F of 350 mV at 1.0 A. Using the 10BQ015 with R1 = 150 Ω , the worst-case I_{OH} is calculated using equation (4).

$$I_{OH} = \frac{5.5 \text{ V} - (3.0 - 0.35) \text{ V}}{150 \Omega} = 14 \text{ mA}$$
 (4)

The calculation for equations (2) and (3) is the same as in part 1.

When using the configuration in Figure 2, the power supply is required to have a capability of sinking current. The total amount of sinking current is dependent on the overall load connected to that power supply.

Using the above interface circuitry with a high-impedance source, the available high-level voltage on the SMBus is limited to about (Vzk) for the configuration in Figure 1 and ($VDD_{(CDC960)} + V_{F(D1)}$) for the configuration in Figure 2. One has to choose which option best fits a given SMBus configuration.

Actually, the typical SMBus configuration is an open-drain configuration with pullup resistors to the corresponding power supply. It does not require a 5-V SMBus driver that has a low impedance to drive the CDC960 SMBus ports with its additional components as shown in Figure 1 and Figure 2. The external components are not needed if the pullup resistors of the SMBus are directly connected to a voltage equal to the supply voltage of the CDC960 (typically 3.3 V). This pullup resistor connection is strongly recommended.

power-up sequences

SCAS675 - APRIL 2002

Sampled inputs are: FS0, FS1, FS2 and 24/48_SEL.

State S1 is an analog controlled delay derived from internal reference voltages to ensure that a valid input state is captured. There is no specific delay in this state after power up.

Figure 3 shows the symbolic sequence of the CDC960 during power up. States S0–S4 are required to ensure proper configuration and operation of the device functions.




Figure 3. Power-Up State Transitions

SMBus serial interface

The following section describes the SMBus interface programming.

In general the CDC960 SMBus protocol supports only block write and block read operations.

SMBus device address

A6	A5	A4	A3	A2	A1	A0	R/W
1	1	0	1	0	0	1	0

0 = write to CDC960

1 = read from CDC960

writing to the SMBus interface

- 1. Send the address D2_(H) and validate the acknowledge from the slave.
- 2. Send the dummy byte as a command code and validate the acknowledge from the slave.
- 3. Send the number of data bytes to write and validate the acknowledge from the slave.
- 4. Write the desired data bytes to registers and validate the acknowledge from the slave for each data byte.

Clock Generator Addr (7 bits)		+8 bits dummy		+8 bits byte					
A(6:0) & R/W	ACK	command code	ACK	count	ACK	Data byte 0	ACK	Data byte N	ACK
D2 _(H)									



SCAS675 - APRIL 2002

SMBus serial interface (continued)

reading the SMBus interface, using address pre-phase

- 1. Send the address D2_(H) and validate the acknowledge from the slave.
- 2. Send dummy byte as command code and validate the acknowledge from the slave.
- 3. Send repeated start condition followed by address D3_(H) and validate the acknowledge from the slave.
- 4. The slave returns the number of bytes it is going to send (byte count) and validates the acknowledge from the master.
- 5. Read back the desired data bytes and validate the acknowledge sent by the master for each data byte.

Clock Generator Addr (7 bits)	ACK	+8 bits dummy	ACK	Repeated	Clock Generator Addr (7 bits)	ACK	+8 bit byte	ACK by	Data	ACK by	Data	ACK by
A(6: <u>0)</u> & R/W	ACK	command code	AOR	Start	A(6: <u>0)</u> & R/W	AOR	count	master	byte 0	master	byte N	master
D2(H)					D3 _(H)							

reading the SMBus interface, using direct read

- Send the address D3_(H) and validate the acknowledge from the slave.
- 2. The slave returns the number of bytes it is going to send (byte count) and validates the acknowledge from the master.
- 3. Read back the desired data bytes and validate the acknowledge sent by the master for each data byte.

Clock								l
Generator Addr (7 bits)	ACK	+8 bit byte	ACK by master	Data byte 0	ACK by master	Data byte N	ACK by master	
A(6:0)& R/W		count				•	·	
D3(H)								ı

SMBus configuration command bitmap

Byte 0: Frequency and Spread Spectrum Control Register (see Note 1)

(H = Enable, L = Disable)

BIT	TYPE	PUD†			DESCRIPTION	N		PIN AFFECTED (WRITE OPERATION)	SOURCE PIN (READ OPERATION)
7	R/W	L	Ву	rite disable (write onc rte0, Bit0 disables mo ce has been powered	dification of all confi		ı	Register value	
						a software programmable co table for SSC is as follows:	n-		
				Spread (ext. Pin)	Byte0, Bit6	SSC Function			
6	R/W	L		L	L	Disabled		_	Register value
				L	Н	Enabled			Ü
				Н	L	Enabled			
				Н	Н	Enabled			
5	R/W	L	FS	64 (corresponds to fre	equency selection ta	ble)		_	Register value
4	R/W	L	FS	3 (corresponds to fre	equency selection ta	ble)			Register value
3	R/W	Externally selected‡		S2 (corresponds to fre in be set differently th		ble). If write is enabled, this andition.	bit		45 at power up
2	R/W	Externally selected‡		S1 (corresponds to fre in be set differently th		ble). If write is enabled, this ndition.	bit	_	48 at power up
1	R/W	Externally selected [‡]		60 (corresponds to fre in be set differently th		ble). If write is enabled, this ndition.	bit	1	1 at power up
0	R/W	L	co ca ha til int	nfiguration registers a tion of all configuration is been written to Byte the device power cyc	and subsequent 0s we negisters except thing to, Bit 7, all modification cles. Note also, that l. However, unless the	er up enables modification of vritten to this bit disable mod is single bit. Note that when a ion is permanently disabled u block write transactions to the interface has been previous	ifi- a 1 in- he	_	Register value

[†] PUD = Power-up condition

NOTE 1: Byte0, Bit0 controls the write enable status for the device SMBus. If a 1 is written to Byte0, Bit0, the SMBus registers are write enabled. Once write has been enabled, a new block write protocol must be sent to the device to program the desired register values. Once after power up a 1 is written to Byte0, Bit0, the device functionality is according to the settings of the different registers. E.g., the device function table is according to setting of Bits[1...6] of Byte0 and other functions are according to corresponding SMBus register settings. If a 0 is written to Byte0, Bit0, write is disabled and the device function is according to the previous settings of the last write cycle.

Byte 1: PCI Clock Control Register

(H = Enable, L = Disable)

BIT	TYPE	PUD†	DESCRIPTION	PIN AFFECTED (WRITE OPERATION)	SOURCE PIN (READ OPERATION)
7	R/W	Н	PCI/LDT1 enable	8	Register value
6	R/W	Н	PCI/LDT0 enable	7	Register value
5	R/W	Н	PCI5 enable	22	Register value
4	R/W	Н	PCI4 enable	21	Register value
3	R/W	Н	PCI3 enable	18	Register value
2	R/W	Н	PCI2 enable	17	Register value
1	R/W	Н	PCI1 enable	14	Register value
0	R/W	Н	PCI0 enable	13	Register value

[†] PUD = Power-up condition



[‡] The value of this bit is according to level applied to corresponding device pin at power up.

SCAS675 - APRIL 2002

SMBus configuration command bitmap (continued)

Byte 2: PCI Clock USB FDC and REF Control Register

(H = Enable, L = Disable)

BIT	TYPE	PUD†	DESCRIPTION PIN AFFECTED (WRITE OPERATION)		SOURCE PIN (READ OPERATION)
7	R/W	Н	CPU1 enable‡	36, 37	Register value
6	R/W	Н	CPU0 enable‡	40, 41	Register value
5	R/W	Н	REF2 enable	45	Register value
4	R/W	Н	REF1 enable	48	Register value
3	R/W	Н	REF0 enable	1	Register value
2	R/W	Н	FDC (24_48 MHz) enable	28	Register value
1	R/W	Н	USB enable	31	Register value
0	R/W	Н	PCI/LDT2 enable	11	Register value

TPUD = Power-up condition

Byte 3: PCI Clock Free Running Control Register (H = Free running, L = controlled by PCI_Stop/LDT_Stop))

BIT	TYPE	PUD†	DESCRIPTION PIN AFFECTED (WRITE OPERATION)		SOURCE PIN (READ OPERATION)
7	R/W	L	PCI/LDT1 free-running enable§	8	Register value
6	R/W	L	PCI/LDT0 free-running enable§	7	Register value
5	R/W	L	PCI5 free-running enable§	22	Register value
4	R/W	L	PCI4 free-running enable§	21	Register value
3	R/W	L	PCI3 free-running enable§	18	Register value
2	R/W	L	PCI2 free-running enable§	17	Register value
1	R/W	L	PCI1 free-running enable§	14	Register value
0	R/W	L	PCI0 free-running enable§	13	Register value

[†] PUD = Power-up condition



[‡] If a CPU clock is disabled by setting its control bit (bit 6 or bit 7) low, both the CPU and CPU outputs for the disabled clock are set low.

[§] The above individual free-running enable/disable controls are intended to allow individual clock outputs to be made free running. A clock output that has its free-running bit enabled (set to H) is not turned off with the assertion of either PCI_Stop or LDT_Stop. If a particular bit is disabled in Byte1, the Byte1 settings overwrite the Byte3 settings.

SMBus configuration command bitmap (continued)

Byte 4: Pin Latched/Real Time State Control Register (see Note 2)

(H = Enable, L = Disable)

,			• • • • • • • • • • • • • • • • • • • •	•	,
BIT	TYPE	PUD†	DESCRIPTION	PIN AFFECTED (WRITE OPERATION)	SOURCE PIN (READ OPERATION)
7	R/W	Н	PCI_F enable	23	Register value
6	R	Externally selected‡§	SPREAD actual pin state		44
5	R	Externally selected‡	24/48_SEL pin power up latched state		28 at power up
4	R	Externally selected‡§	PCI/LDT_SEL actual pin state		6
3	R	Externally selected‡	FS2 power-up latched pin state		45 at power up
2	R	Externally selected‡	FS1 power-up latched pin state		48 at power up
1	R	Externally selected‡	FS0 power-up latched pin state		1 at power up
0	R/W	L	PCI/LDT2 free-running enable¶	11	Register value

[†] PUD = Power-up condition

NOTE 2: Byte4 holds the power-up information for pins latched at power up. In the case that an unintentional write has been made to these bits of Byte4, the SMBus write is ignored; the bits always return the power-up latched value during an SMBus read operation. This does not relate to the bits which hold the actual (current) pin state. Those bits can not be overwritten by software in order to get the hardware setting states back via software.

Byte 5: Vendor Identification Register

(H = Enable, L = Disable)

	(=				· · · · · · · · · · · · · · · · · · ·
BIT	TYPE	PUD†	DESCRIPTION	DESCRIPTION PIN AFFECTED (WRITE OPERATION) (
7	R	Н	Manufacturer ID (MSB)	-	Returns H
6	R	Н	Manufacturer ID	Manufacturer ID – Re	
5	R	Н	Manufacturer ID, TI is shown for vendor ID = 111	-	Returns H
4	R	L	Device revision ID (MSB)	-	Returns L
3	R	L	Device revision ID	-	Returns L
2	R	L	Device revision ID	-	Returns L
1	R	L	Device revision ID	_	Returns L
0	R	Н	Device revision ID, device revision: 00001	_	Returns H

[†] PUD = Power-up condition



[‡]The value of this bit is determined by the level applied to the corresponding device pin at power up.

[§] If the SMBus is in read mode, and the byte-count byte is being sent, the device input pin is sampled again at the falling edge of SCLK at the same state as the acknowledge state for the byte count that is initiated by SCLK \(\psi. \)

[¶] The above individual free running enable/disable controls are intended to allow individual clock outputs to be made free running. A clock output that has its free-running bit enabled (set to H) is not turned off with the assertion of either PCI_Stop or LDT_Stop. If a particular bit is disabled in Byte2, the Byte2 settings overwrite the Byte4 settings.

SCAS675 - APRIL 2002

SMBus configuration command bitmap (continued)

Byte 6: Byte Count Control Register

(H = Enable, L = Disable)

BIT	TYPE	PUD†	DESCRIPTION PIN AFFECTED (WRITE OPERATION)		SOURCE PIN (READ OPERATION)	
7	R/W	L	Byte count bit, MSB	-	Register value	
6	R/W	L	Byte count bit	-	Register value	
5	R/W	L	Byte count bit	-	Register value	
4	R/W	L	Byte count bit	-	Register value	
3	R/W	L	Byte count bit	-	Register value	
2	R/W	Н	Byte count bit	-	Register value	
1	R/W	Н	Byte count bit	-	Register value	
0	R/W	Н	Byte count bit, LSB	-	Register value	

[†] PUD = Power-up condition

Byte 7: Vendor Specific Register (reserved)

(H = Enable, L = Disable)

BIT	TYPE	PUD†	DESCRIPTION	PIN AFFECTED (WRITE OPERATION)	SOURCE PIN (READ OPERATION)	
7	R/W	L	Must be set to L during the byte write	-	Register value	
6	R/W	L	Must be set to L during the byte write	-	Register value	
5	R/W	L	Must be set to L during the byte write	-	Register value	
4	R/W	L	Must be set to L during the byte write	-	Register value	
3	R/W	L	Must be set to L during the byte write	-	Register value	
2	R/W	L	Must be set to L during the byte write	-	Register value	
1	R	L	Must be set to L during the byte write	_	Register value	
0	R	L	Must be set to L during the byte write	_	Register value	

[†] PUD = Power-up condition



SCAS675 - APRIL 2002

SMBus configuration command bitmap (continued)

Byte 8: Vendor Specific Register (reserved)

(H = Enable, L = Disable)

ВІТ	TYPE	PUD†	DESCRIPTION	DESCRIPTION PIN AFFECTED (WRITE OPERATION)	
7	R/W	L	Trigger single pulse at the L-to-H transition of this bit after an SMBus write cycle completes. This bit must be written back to L in order to trigger a following pulse with a new L-to-H transition at the completion of a write protocol.	CPU, CPU	Register value
6	R/W	L	Single-pulse ARM bit H = enable, L = disable single-pulse feature	-	Register value
5	R/W	L	Must set to L during the byte write	-	Register value
4	R/W	L	Must set to L during the byte write	-	Register value
3	R/W	L	Must set to L during the byte write	ı	Register value
2	R/W	L	Must set to L during the byte write		Register value
1	R/W	L	Must set to L during the byte write	 Register valu 	
0	R/W	L	Must set to L during the byte write	_	Register value

[†]PUD = Power-up condition

Single-pulse initialization

- 1. Device is in normal operating mode (frequencies selected by FS[4:0] as usual).
- 2. Put device into SMBus mode (set write enable bit according to specification).
- 3. Put device into required operating mode via the SMBus.
- 4. Set Byte8/Bit6 to H. Byte8 is a TI control byte, Bit6 is the ARM bit.
 - a. The device continues running as in the normal operating mode, but the CPUx/CPUx outputs are pulled to low/high, respectively; i.e., the clock is low.
 - b. All other clocks (PCI, LDT66, USB, 48-MHz, REFCLOCK) continue running as long as they are not disabled by the SMBus or other means.
- 5. Set Byte8/Bit7 to H. Byte8/Bit 7 is the SHOOT bit.
 - a. The device recognizes a rising edge on this bit and sends a single high pulse on CPUx. The CPUx output is complementary (low). The pulse duration depends on frequency settings for the CPU-BUS (half of the period).
 - b. CPU1 or CPU0 can still be enabled/disabled via the SMBus as usual.
- 6. Set Byte8/Bit7 back to L for the next shot.
 - a. Because the device only detects $L \rightarrow H$ transitions, this bit must be reset to L.
- 7. Now the device is ready for the next pulse (write H to Byte8/Bit7).
- 8. When setting the ARM bit to L, the single-shot feature is disabled and the device runs as usual.



spread spectrum clock (SSC) implementation for CDC960

Simultaneously switching at a fixed frequency generates a significant power peak at the selected frequency, which in turn causes an EMI disturbance to the environment. The purpose of the internal frequency modulation of the CPU-PLL is to distribute the energy to many different frequencies, thus reducing the power peak.

A typical characteristic for a single-frequency spectrum and a modulated-frequency spectrum is shown in Figure 4.




Figure 4. Frequency Power Spectrum With and Without the Use of SSC

The modulated spectrum has its distribution to the left side of the single-frequency spectrum, which indicates a *down-spread modulation*.

The peak reduction depends on the modulation scheme and modulation profile. System performance and timing requirements are the limiting factors for actual design implementations. The implementation is driven to keep the average clock frequency close to its upper specification limit. The modulation amount is set to –0.5%.

In order to allow a downstream PLL to follow the frequency modulated signal, the bandwidth of the modulation signal is limited in order to minimize SSC-induced tracking skew jitter.



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage range, V _{DD}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 3)	–0.5 V to V _{DD} + 0.5 V
Voltage range applied to any output in the high-impedance state or power-off state,	
V _O (see Note 3)	$0.5 \text{ V to V}_{DD} + 0.5 \text{ V}$
Current into any output in the low state, I _O	2 × rated I _{OL}
Input clamp current: $I_{ K }(V_{ } < 0)$	–18 mĀ
$I_{ K }(V_1 > V_{DD})$	18 mA
Output clamp current: $I_{OK}(V_O < 0)$	–50 mA
$I_{OK}(V_O > V_{DD})$	50 mA
Package thermal impedance, θ _{JA} (see Note 4)	95°C/W
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 5)	1.0 W
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 3. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 4. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for the through-hole packages, which use a trace length of zero. The absolute maximum power dissipation allowed at $T_A = 55$ °C (in still air) is 1.0 W.
 - 5. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	OPERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING
DL	1.3 W	10.7 mW/°C	0.85 W

 $[\]ddagger$ This is the inverse of the traditional junction-to-case thermal resistance (R_{\theta JA}) and uses a board-mounted device at 95°C/W.



SCAS675 - APRIL 2002

recommended operating conditions (see Notes 4 and 5)

		MIN	NOMT	MAX	UNIT	
Supply voltages, V _{DD}	3.3 V	3.135		3.465	V	
	PCI_Stop, LDT_Stop, PCI/LDT_SEL, 24/48_SEL, FS0, FS1, FS2, SPREAD	2		V _{DD} +0.3		
High-level input voltage, V _{IH}	SDATA, SCLK (see Note 6)	2.0		V _{DD} +0.3	V	
	XIN	2.0		V _{DD} +0.3		
	PCI_Stop, LDT_Stop, PCI/LDT_SEL, 24/48_SEL, FS0, FS1, FS2, SPREAD	-0.3		0.8		
Low-level input voltage, V _{IL}	SDATA, SCLK (see Note 6)	-0.3		1.08	V	
	XIN	-0.3		0.5		
Input Voltage, V _I	PCI_Stop, LDT_Stop, PCI/LDT_SEL, 24/48_SEL, FS0, FS1, FS2, SPREAD	-0.3		V _{DD} +0.3	٧	
	SDATA, SCLK (see Note 6)	-0.3		V _{DD} +0.3		
	CPU			-18		
High-level output current, IOH	USB, FDC, REF			-12	mA	
	PCI, LDT			-12		
	CPU			18		
Low lovel output outpost I -	USB, FDC, REF			9	m 1	
Low-level output current, IOL	PCI, LDT			9	mA	
	SDATA			4		
Input resistance to V _{DD.} R _I	PCI_Stop, LDT_Stop, PCI/LDT_SEL, 24/48_SEL, FS0, FS1, FS2, SPREAD	100		220	kΩ	
,	SDATA, SCLK			220		
Reference frequency, f(XIN) [‡]	PLL BY-PASS MODE	0		200	MHz	
Crystal frequency, f(XTAL)§	NORMAL MODE	10	14.31818	16	MHz	
SCLK frequency, f(SCLK)¶				100	kHz	
Bus free time, t _(BUS) ¶		4.7			μs	
START setup time, t _{su(START)}	1	4.7			μs	
START hold time, th(START)¶		4.0			μs	
SCLK low pulse duration, tw(SC	CLL)¶	4.7			μs	
SCLK high pulse duration, tw(S	CLH) [¶]	4.0			μs	
SDATA input rise time, tr(SDATA				1000	ns	
SDATA input fall time, tf(SDATA)¶			300	ns	
SDATA setup time, t _{SU(SDATA)}	1	250			ns	
SDATA hold time, th(SDATA)		5			ns	
STOP setup time, t _{SU(STOP)} ¶		4			μs	
Operating free-air temperature,	TA	0		70	°C	

[†] All typical values are measured at their respective nominal V_{DD}.

^{6.} The CMOS-level inputs fall within these limits: $V_{IH}min = 0.7 \times V_{DD}$ and $V_{IL}max = 0.3 \times V_{DD}$.



[‡] Reference frequency is a test clock driven on the XIN input during the device test mode and normal mode. In test mode, XIN can be driven externally up to f_(XIN) = 0 MHz to 200 MHz. If XIN is driven externally, XOUT is floating.

[§] This is a fundamental crystal with f_O = 14.31818 MHz and 18 pF load in a parallel resonance application (Pierce-type oscillator)

This conforms to SMBus Specification, Version 1.1.

NOTES: 4. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for the through-hole packages, which use a trace length of zero. The absolute maximum power dissipation allowed at $T_A = 55^{\circ}$ C (in still air) is 1.0 W.

The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CO	ONDITIONS	MIN -	TYP [†]	MAX	UNIT
VIK	Input clamp voltage	9	$V_{DD} = 3.135 V$,	I _I = -18 mA		-0.7	-1.2	V
		XIN	$V_{DD} = 3.465 V,$	V _I = 2.0		2.5		
Iн	High-level input	PCI/LDT_SEL, PCI_Stop, LDT_Stop, SPREAD	V _{DD} = 3.465 V,	$V_I = V_{DD}$			5	μА
	current	FS0, FS1, FS2, 24/48_SEL	$V_{DD} = 3.465 \text{ V},$	$V_I = V_{DD}$			5	
		SDATA, SCLK	$V_{DD} = 3.465 \text{ V},$	$V_I = V_{DD}$			5	
		XIN	$V_{DD} = 3.465 \text{ V},$	V _I = GND		-1.5		mA
կլ_‡	Low-level input	PCI/LDT_SEL, PCI_Stop, LDT_Stop, SPREAD	V _{DD} = 3.465 V,	V _I = GND			-50	
	current	FS0, FS1, FS2, 24/48_SEL	$V_{DD} = 3.465 \text{ V},$	V _I = GND			-50	μΑ
		SDATA, SCLK	$V_{DD} = 3.465 \text{ V},$	V _I = GND			-50	
loz	High-impedance-state output current		$V_{DD} = 3.465 V$,	$V_O = V_{DD}$ or GND			±5	μΑ
loz	High-impedance-st	ate output current, SDATA	$V_{DD} = 3.465 V$,	$V_O = V_{DD}$			5	μΑ
I _{DD}	Static supply current	All outputs open,	All outputs = low o TEST MODE,	r high, V _{DD} = 3.465 V			4.5	mA
		SSC = ON/OFF, C _L = MAX, LDT = 66 MHz, CPU outputs: TEST LOAD	CPU = 166 MHz,	V _{DD} = 3.465 V			180	
I _{DD}	Dynamic supply current	All others loaded with corresponding load capacitance only.	CPU = 200 MHz,	V _{DD} = 3.465 V			185	mA
		All outputs disabled (LOW)	CPU =166 MHz/ 2 V _{DD} = 3.465 V	00 MHz,		45	55	
I _{DD(Z)}	High-impedance- state supply current	All outputs open, and outputs are in 3-state	CPU = 200 MHz,	V _{DD} = 3.465 V		38	50	mA
Cl				$V_I = V_{DD}$ or GND		2.3	2.7	pF
XIN, XOUT	Input capacitance t	Input capacitance to GND		V _I = 1.5 V	27	29	31	pF
C _{XTAL}	Cryatal terminal ca	pacitance (see Note 7)	$V_{DD} = 3.3 \text{ V},$	V _I = 1.5 V		15		pF

[†] All typical values are measured at their respective nominal V_{DD}.

NOTE 7: This is the corresponding electrical capacitive load for the crystal in this oscillator application (Pierce-type oscillator). Parasitic pin-to-pin capacitance = 2 pF.



[‡] I_{IL} is caused by internal pullup resistors.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

CPU (200/166/133/100 MHz)

	PARAMET	ER	TEST CO	NDITIONS	MIN	TYP [†]	MAX	Unit	
V _{OH} High-level output voltage			$V_{DD} = MIN \text{ to MAX},$	I _{OH} = -1 mA	V _{DD} – 0.1				
		je	$V_{DD} = 3.135 V$	I _{OH} = -18 mA	2.3			V	
V	Lave laved a decide of	_	$V_{DD} = MIN \text{ to MAX},$	I _{OL} = 1 mA			0.05	.,	
VOL	Low-level output voltag	v-level output voltage		I _{OL} = 18 mA			0.6	V	
			$V_{DD} = 3.465 V,$	V _O = 2.0 V		-43			
ЮН	High-level output current		$V_{DD} = 3.3 V$,	V _O = 1.65 V	-27	-43	-56	mA	
			$V_{DD} = 3.135 V$	V _O = 2.735 V		-14			
			$V_{DD} = 3.465 V,$	V _O = 0.8 V		32			
loL	Low-level output currer	nt	$V_{DD} = 3.3 V$,	V _O = 1.55 V	29	41	52	mA	
_			$V_{DD} = 3.135 V$	V _O = 0.4 V		17			
СО	Output capacitance		V _{DD} = 3.3 V,	$V_O = V_{DD}$ or GND		2.7	3.0	pF	
_	Outration advance	High state	$V_{O} = 0.5 V_{DD}$	$Z_{O} = V_{O}/I_{OH}$	25	40	55		
ZO	Output impedance	Low state	$V_{O} = 0.5 V_{DD}$	$Z_{O} = V_{O}/I_{OL}$	25	40	55	Ω	

[†] All typical values are measured at their nominal V_{DD} values.

REF (14.318 MHz)

	PARAMET	ER	TEST CO	NDITIONS	MIN	TYP [†]	MAX	Unit
.,	I Pak Jawal automit valta a		$V_{DD} = MIN \text{ to MAX},$	I _{OH} = -1 mA	V _{DD} – 0.1			
VOH	High-level output voltag	je	$V_{DD} = 3.135 V$	I _{OH} = -12 mA	2.5			V
.,	Lauren autaut valtaa	_	$V_{DD} = MIN \text{ to MAX},$	I _{OL} = 1 mA			0.1	
VOL	Low-level output voltage	е	$V_{DD} = 3.135 V,$	I _{OL} = 9 mA			0.4	٧
			$V_{DD} = 3.465 V,$	V _O = 2.0 V		-46		
lOH	High-level output currer	nt	$V_{DD} = 3.3 V$,	V _O = 1.65 V	-29	-47	-61	mA
			$V_{DD} = 3.135 V$	V _O = 2.735 V		-15		
			$V_{DD} = 3.465 V,$	V _O = 0.8 V		33		
loL	Low-level output curren	t	$V_{DD} = 3.3 V,$	V _O = 1.65 V	30	42	52	mA
			$V_{DD} = 3.135 V$,	V _O = 0.4 V		17		
CO	Output capacitance		$V_{DD} = 3.3 V,$	$V_O = V_{DD}$ or GND		3.2	3.7	pF
_	Outrat language	High state	$V_{O} = 0.5 V_{DD}$	$Z_{O} = V_{O}/I_{OH}$	22	35	52	0
ZO	Output impedance	Low state	$V_{O} = 0.5 V_{DD}$	$Z_{O} = V_{O}/I_{OL}$	22	35	52	Ω

[†] All typical values are measured at their nominal V_{DD}.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

USB (48 MHz), FDC (24 MHz or 48 MHz)

	PARAMETE	R	TEST CO	NDITIONS	MIN	TYP†	MAX	Unit
,	I Pale Laurel and and analysis	_	$V_{DD} = MIN \text{ to } MAX,$	$I_{OH} = -1 \text{ mA}$	V _{DD} – 0.1			.,
VOH	High-level output voltage	9	$V_{DD} = 3.135 V$,	$I_{OH} = -16 \text{ mA}$	2.4			V
,	l ave laval avitavit valtana		$V_{DD} = MIN \text{ to } MAX,$	I _{OL} = 1 mA			0.1	.,
VOL	Low-level output voltage	,	$V_{DD} = 3.135 V$,	I _{OL} = 9 mA			0.4	V
			$V_{DD} = 3.465 V$,	V _O = 2.0 V		-46		
lOH	High-level output curren	t	$V_{DD} = 3.3 V,$	V _O = 1.65 V	-29	-47	-61	mA
	Thigh love, earpar earliers		$V_{DD} = 3.135 \text{ V},$	V _O = 2.735 V		-15		
			$V_{DD} = 3.465 \text{ V},$	V _O = 0.8 V		33		
lOL	Low-level output current		$V_{DD} = 3.3 V$,	V _O = 1.65 V	30	42	52	mA
			$V_{DD} = 3.135 V$,	V _O = 0.4 V		17		
CO	Output capacitance		$V_{DD} = 3.3 V$,	$V_O = V_{DD}$ or GND		3.2	3.7	pF
_	Output Same de ces	High state	$V_{O} = 0.5 V_{DD}$	$Z_{O} = V_{O}/I_{OH}$	22	35	52	
ZO	Output impedance	Low state	$V_{O} = 0.5 V_{DD}$	$Z_{O} = V_{O}/I_{OL}$	22	35	52	Ω

[†] All typical values are measured at their nominal V_{DD}.

PCI, PCI_F (33 MHz) and LDT (33 MHz or 66 MHz)

			, =====================================	UDITIONS		T)/D+	1111	
	PARAMET	ER	TEST CO	NDITIONS	MIN	TYP†	MAX	Unit
V	Lligh lovel output voltoe		$V_{DD} = MIN \text{ to MAX},$	$I_{OH} = -1 \text{ mA}$	$V_{DD} - 0.1$			V
VOH	High-level output voltag	je	$V_{DD} = 3.135 V,$	$I_{OH} = -12 \text{ mA}$	2.4			V
V	Low lovel output volton	•	$V_{DD} = MIN \text{ to MAX},$	I _{OL} = 1 mA			0.1	V
VOL	Low-level output voltag	е	$V_{DD} = 3.135 V,$	$I_{OL} = 9 \text{ mA}$			0.4	V
			$V_{DD} = 3.465 V,$	V _O = 2.V		-71		
lOH	High-level output currer	nt	$V_{DD} = 3.3 V,$	V _O = 1.65 V	-40	-71	-97	mA
			$V_{DD} = 3.135 V,$	V _O = 2.735 V		-23		
			$V_{DD} = 3.465 V,$	V _O = 0.8 V		38		
lOL	Low-level output curren	nt	$V_{DD} = 3.3 V$,	V _O = 1.65 V	37	71	100	mA
			$V_{DD} = 3.135 V$,	V _O = 0.4 V		19		
CO	Output capacitance		$V_{DD} = 3.3 V$,	$V_O = V_{DD}$ or GND		3.2	3.7	pF
_	Outration advance	High state	$V_{O} = 0.5 V_{DD}$	$Z_{O} = V_{O}/I_{OH}$	12	25	37	
ZO	Output impedance	Low state	$V_{O} = 0.5 V_{DD}$	$Z_{O} = V_{O}/I_{OL}$	22	25	37	Ω

[†] All typical values are measured at their nominal VDD.

SDATA

	PARAMETER	TEST CONDITIONS			TYP [†]	MAX	Unit
,,	Law law law and and and and the same ODATA	$V_{DD} = MIN \text{ to MAX},$	I _{OL} = 4 mA			0.2	.,
VOL	Low-level output voltage, SDATA	$V_{DD} = 3.135 \text{ V},$	I _{OL} = 6 mA			0.4	V
		$V_{DD} = 3.465 \text{ V},$	V _O = 0.8 V		35		
IOL	Low-level output current, SDATA	$V_{DD} = 3.3 \text{ V},$	V _O = 1.65 V	33	46	57	mA
		$V_{DD} = 3.135 \text{ V},$	V _O = 0.4 V		19		
ZO	Output impedance, low state	0.5 V _{DD} ,	$Z_{O} = V_{O}/I_{OL}$	25	36	47	Ω
C _{I/O}	Input/output capacitance, SDATA	$V_{DD} = 3.3 \text{ V},$	$V_O = V_{DD}$ or GND		4.5	5.1	pF

[†] All typical values are measured at their nominal V_{DD}.



SCAS675 - APRIL 2002

switching characteristics, V_{DD} = MIN to MAX, T_A = 0°C to 70°C

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V(over)/V(under)	Overshoot/undershoot	All clocks			±0.7	
^t su(disable)	PCI_Stop↓ or LDT_Stop↓ to PCI_F↑	f(PCI/LDT) = 33/66 MHz to disable PCI/LDT in next cycle (PCI/LDT = low)	10			ns
^t h(disable)	PCI_Stop↓ or LDT_Stop↓ to PCI_F↑	f(PCI/LDT) = 33/66 MHz to disable PCI/LDT in next cycle (PCI/LDT = low)	0			ns
^t su(enable)	PCI_Stop↑ or LDT_Stop↑ to PCI_F↑	f(PCI/LDT) = 33/66 MHz to enable PCI/LDT in next cycle (PCI/LDT = high)	10			ns
^t h(enable)	PCI_Stop↑ or LDT_Stop↑ to PCI_F↑	f(PCI/LDT) = 33/66 MHz to enable PCI/LDT in next cycle (PCI/LDT = high)	0			ns
SSC(midx)	SSC spread amount	f(CPU) = 100 MHz to 200 MHz		-0.5		%
f(mod)	SSC modulation frequency	f(CPU) = 100 MHz to 200 MHz		31.4		kHz
	Stabilization time†	FS0, FS1, FS2 or SMBus update		0.03	3	
^t stab	Stabilization time i	After power up		0.13	3	ms

The Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at XIN. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics tables are not applicable. Stabilization time is defined as the time from when VDD achieves its nominal operating level until the output frequency is stable and operating within specification.

switching characteristics, $V_{DD} = 3.135 \text{ V}$ to 3.465 V, $T_A = 0^{\circ}\text{C}$ to 70°C

CPU, $C_L = 10 pF$, $R_L = Test Load$

PARAMI	ETER	FROM (INPUT		TO OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	Unit
t _{pd1}	Propagation delay time	XIN		CPUx	f _(XIN) ≥ 1 MHz, TEST MODE	3.5		15	ns
t _{pd2}	Propagation delay time	SCLK 1	`	CPUx	Test mode		18		ns
					f _(CPU) = 100 MHz	10.0		10.1	
	CDU alask naviast				f _(CPU) = 133 MHz	7.5		7.60	
t _C	CPU clock period [†]				f _(CPU) = 166 MHz	6.0		6.08	ns
					f _(CPU) = 200 MHz	5.0		5.1	
^t jit(cc)	Cycle to cycle jitter	Synthesize	er mode	1	f _(CPU) = 100 to 200 MHz			160	ps
odc	Duty cycle				f _(CPU) = 100 to 200 MHz	47		53	%
tjit(acc)	Accumulated jitter, SSC = ON,	see Note 8			f(CPU) = 100 to 200 MHz	-150		150	ps
tsk(b)	CPU bank skew ↑ edges	CPUx		CPUx	f(CPU) = 100 to 200 MHz			70	ps
	CPU x-point to ↑ edges Output skew window	↑ CPU	CPUx	PCIx	f _(PCI) = 33.3 MHz			500	
tole .	time independent (3.3 V)	200 MHz	CPUx	LDTx	$f_{(LDT)} = 66.7 \text{ MHz}$			500	20
tsk _(OW)	CPU x-point to ↑ edges	↑ CPU	CPUx	PCIx	f(PCI) = 33.3 MHz			200	ps
	Output skew window time variant skew	200 MHz	CPUx	LDTx	f _(LDT) = 66.7 MHz			200	
t _r	Rise time	Test load a	at the ac	coupling	V _{ref} = 0V ±400 mV	100 2.5		300 8.0	ps V/ns
tf	Fall time	node inclu	ding CF	PU load.	differential measured	100 2.5		300 8.0	ps V/ns
٧r	Edge rate rising edge (maintained during total transition)				V _{ref} = 0V ±400 mV differential measured	2.0		8.0	V/ns
Vf	Edge rate falling edge (maintained during total transition)	Test load a	at ac co	upling		2.0		8.0	V/ns

[†] All typical values are measured at their nominal V_{DD} values.

NOTE 8: Accumulated jitter is the sum of individual consecutive cycle-to-cycle jitter reads added for a at least 32 µs (one SSC modulation period). The limit corresponds to the w/c cumulative shortest and longest jitter number found during evaluation time.



CAS675 - APRIL 2002

CPU C_L = 10 pF, R_L = Test Load (see Note 9) (continued)

	PARAMETER	TEST	CONDITIONS	MIN	TYP [†] MAX	Unit
VOD	Differential output voltage	Test load at ac coupling node including CPU load.	CPU to CPU	1.3	1.7	V
ΔV _{OD_DC}	Change in dc differential output voltage		CPU to CPU	-15	15	mV
VOCM	Common mode voltage		CPU to CPU	1.3	1.4	V
ΔVOCM	Change in common mode voltage		CPU to CPU	-10	10	mV
V _{CM_AC}	Common mode voltages (MIN/MAX)		CPU to CPU	1.0	1.4	V
Vcross	Absolute cross point voltages crosspoint (low and high)	Test load at ac coupling node including CPU load.	CPU and CPU	1.0	1.2	V
$\Delta v_{ m cross}$	Variation of V _{cross} , rising edge		At ↑ CPU(xn), (max-min)		90	mV
T∆v _{cross}	Total variation V _{cross} , all edges		At \uparrow or \downarrow CPU(xn),(max-min)		140	mV

[†] The average over any 1-µs period of time is greater than the minimum specified period

NOTES: 9. This specification does not include variations caused by K8 input resistor network or K8 _{VDD} voltage variations. The common mode <u>voltage</u> is calculated as: (V_{OH}+V_{OL})/2. See the measurement information section for details.

^{10.} This applies also to CPU outputs.

switching characteristics, $V_{DD} = 3.135 \text{ V}$ to 3.465 V, $T_A = 0^{\circ}\text{C}$ to 70°C (continued)

USB, FDC (48 MHz) and FDC (24 MHz), CL = 20 pF, (USB) RL = 500 Ω

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Propagation delay time	XIN	USB/FDC	$f_{(XIN)} \ge 1$ MHz, TEST MODE	2		15	ns
Propagation delay time	SCLK↑	USB/FDC	TEST MODE		18		ns
USB/FDC (48 MHz) clock period‡			f(USB/FDC) = 48 MHz	20.8		20.84	
FDC (24 MHz) clock period [‡]			f _(FDC) = 24 MHz	41.6		41.68	ns
Cycle to cycle jitter FDC (48 MHz)	or FDC (24 M	1Hz)	f(CPU) = 100 to 200 MHz			200	
Cycle to cycle jitter USB (48 MHz),	FDC=24 or 4	18 MHz	f(CPU) = 100 to 200 MHz			180	ps
Accumulated jitter USB (48 MHz), F	DC=24 or 4	8 MHz	f(CPU) = 100 to 200 MHz	-160		160	ps
Duty cycle USB/FDC			f(USB/FDC) = 48 MHz	45		55	%
Duty cycle FDC			f _(FDC) = 24 MHz	45		55	%
USB to FDC skew ↑ edges	LICE	EDC	f(USB/FDC) = 48 MHz			500	no
time-variant skew combined	USB	FDC	f(USB/FDC) = 48 / 24 MHz			500	ps
USB/FDC pulse skew	USB/FDC	USB/FDC	f(USB/FDC) = 48 MHz	2		6.5	no
FDC pulse skew	FDC	FDC	f(FDC) = 24 MHz	2		6.5	ns
Dulas duration high			f(USB/FDC) = 48 MHz	7.5			
Pulse duration, nigh			$f_{(FDC)} = 24 \text{ MHz}$	18			ns
Dules duration law			f(USB/FDC) = 48 MHz	11.5			20
Pulse duration, low			f _(FDC) = 24 MHz	22			ns
Dies time		USB	\\ . 000\\ 4= 000\\ =\$\\\-	1.1		2.5	ns
Rise time		FDC	v _{ref} = 20% to 80% or v _O	2		0.7	V/ns
		USB	\/ . 200/ to 200/ of \/ -	1.1		2.5	ns
rall time		FDC	v _{ref} = 20% to 80% or v _O	2		0.7	V/ns
	during total	USB	Vrot = 20% to 60% of VDD	0.25		11	V/ns
transition)		FDC	TIEI - 2070 to 0070 01 VDD	0.20			V/110
0 0 1	during total	USB	V _{ref} = 20% to 60% of V ^{DD}	0.25		1.1	V/ns
	Propagation delay time Propagation delay time USB/FDC (48 MHz) clock period‡ FDC (24 MHz) clock period‡ Cycle to cycle jitter FDC (48 MHz), clock period‡ Cycle to cycle jitter FDC (48 MHz), for the cycle of cycle jitter USB (48 MHz), for the cycle of cycle jitter USB (48 MHz), for the cycle USB/FDC Duty cycle USB/FDC USB to FDC skew ↑ edges time-independent and time-variant skew combined USB/FDC pulse skew FDC pulse skew Pulse duration, high Pulse duration, low Rise time Fall time Edge rate, rising edge (maintained transition)	PARAMETER Propagation delay time Propagation delay time SCLK↑ USB/FDC (48 MHz) clock period‡ FDC (24 MHz) clock period‡ Cycle to cycle jitter FDC (48 MHz) or FDC (24 M Cycle to cycle jitter USB (48 MHz), FDC=24 or 4 Cycle to cycle jitter USB (48 MHz), FDC=24 or 4 Cycle to cycle jitter USB (48 MHz), FDC=24 or 4 Cycle to cycle Jitter USB (48 MHz), FDC=24 or 4 Cycle USB/FDC Duty cycle USB/FDC USB to FDC skew ↑ edges time-independent and time-variant skew combined USB/FDC pulse skew FDC Pulse duration, high Pulse duration, low Rise time Fall time Edge rate, rising edge (maintained during total transition) Edge rate falling edge (maintained during total transition)	PARAMETER (INPUT) Propagation delay time XIN USB/FDC Propagation delay time SCLK↑ USB/FDC USB/FDC (48 MHz) clock period‡ FDC (24 MHz) clock period‡ Cycle to cycle jitter FDC (48 MHz), FDC=24 or 48 MHz Accumulated jitter USB (48 MHz), FDC=24 or 48 MHz Accumulated jitter USB (48 MHz), FDC=24 or 48 MHz Duty cycle USB/FDC Duty cycle FDC USB to FDC skew ↑ edges time-independent and time-variant skew combined USB/FDC pulse skew FDC FDC pulse skew FDC Pulse duration, high Pulse duration, low Rise time Fall time Edge rate, rising edge (maintained during total transition) Edge rate falling edge (maintained during total USB FDC USB FDC Edge rate falling edge (maintained during total USB	PARAMETER	PARAMETER	PARAMETER	PARAMETER

 $[\]dagger$ All typical values are measured at their nominal V_{DD} values.



[‡]The average over any 1-µs period of time is greater than the minimum specified period

SCAS675 - APRIL 2002

switching characteristics, V_{DD} = 3.135 V to 3.465 V, T_A = 0°C to 70°C (continued)

PCI, LDT (33 MHz), PCI_F and LDT (66 MHz), CL = 30 pF, RL = 500 Ω

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
t _{pd1}	Propagation delay time	XIN	PCIx,LDT	$f_{(XIN)} \ge 1$ MHz, Test mode	2.0		15	ns
t _{pd2}	Propagation delay time	SCLK↑	PCIx, LDT	Test mode		18		ns
	DOI aloak maria di			$f_{(PCI)} = 33.3 \text{ MHz}$	29.95		30.3	
t _C	PCI clock period [†]			$f_{(LDT)} = 66.7MHz$	14.95		15.15	ns
	Cycle-to-cycle jitter PCI/LDT (33 N	1Hz), LDT (33	MHz)	4 400 to 000 MHz			170	
^t jit(cc)	Cycle-to-cycle jitter LDT (66 MHz)	, PCI (33 MHz	<u>z</u>)	$f_{(CPU)} = 100 \text{ to } 200 \text{ MHz}$			290	ps
^t jit(acc)	Accumulated jitter PCI/LDT (33 Mł	Hz), LDT (66 I	MHz)	f(CPU) = 100 to 200 MHz	-300		300	ps
odc	Duty cycle PCI (33 MHz)			f _(PCI) = 33.3 MHz	45		55	%
t _{dc}	Duty cycle LDT (66MHz)			f _(LDT) = 66.7 MHz	45		55	%
	PCI bank skew ↑ edges time-independent (3.3 V)						500	
^t sk(b)	PCI bank skew ↑ edges time-variant skew	PCIx	PCIx	f(PCI) = 33.3 MHz			200	ps
	↑ edges to CPU x-point time-independent (3.3 V)	DOI:	OPUL	60000			500	
^t sk(ow)	↑ edges to CPU x-point time-variant skew	PCIn	CPUx	f(PCI) = 33.3 MHz			200	ps
	LDT bank skew ↑ edges time-independent (3.3 V)	LDTx	LDTx	00.71411-			500	
^t sk(b)	LDT bank skew ↑ edges time-variant skew	_		f _(LDT) = 66.7 MHz		_	200	ps
	↑ edges to CPU x-point time-independent (3.3 V)	LDTx	CPUx	6 CC 7.MU-			500	
^t sk(ow)	↑ edges to CPU x-point timvariant skew	LDTx	CPUx	f _(LDT) = 66.7 MHz		_	200	ps

 $[\]ensuremath{^{\dagger}}\xspace$ All typical values are measured at their nominal VDD values.

[‡] The average over any 1-µs period of time is greater than the minimum specified period

PCI, LDT (33 MHz), PCI_F and LDT (66 MHz), C_L = 30 pF, R_L = 500 Ω (continued)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP [†]	MAX	Unit
	↑ edges to LDT time independent (3.3 V)	PCIx	LDTx	60000			500	
	↑ edges to LDT time variant skew	PCIx	LDTx	f(PCI/LDT) = 33.3 MHz			200	
^t sk(ow)	independent (3.3)		LDTx				500	ps
	↑ edges to LDT time variant skew		LDTx	f(PCI/LDT)= 33.3 MHz/66.7 MHz			200	
	PCI pulse skew	PCIn	PCIn	f _(PCI) = 33.3 MHz	1.5		3.7	
^t sk(p)	LDT pulse skew	LDTn	LDTn	$f_{(LDT)} = 66.7 \text{ MHz}$	1.4		3.6	ns
4	Pulse duration, high PCI (33 MH	z)		f(PCI) = 33.3 MHz	13.6			
^t w(H)	Pulse duration, high LDT (66 MH	lz)		f(LDT) = 66.7 MHz	6.2			ns
4	Pulse duration, low PCI (33 MHz)		f(PCI) = 33.3 MHz	16.0			
t _W (L)	Pulse duration, low LDT (66 MHz	<u>z</u>)		f(LDT) = 66.7 MHz	8.4			ns
t _r	Rise time PCI/LDT (33 MHz), LD	T (66 MHz)		V _{ref} = 20% to 80% of V _O	0.7 2.9		1.6 1.2	ns V/ns
tf	Fall time PCI/LDT (33 MHz), LD	Γ (66 MHz)		V _{ref} = 20% to 80% of V _O	0.6 3.5		1.6 1.2	ns V/ns
v _r	Edge rate rising edge (maintained during total		l transition\	V = 200/ to 600/ of V= 5	0.3		1.7	1//20
Vf	Edge rate rising edge (maintaine	a auring tota	i transition)	V_{ref} = 20% to 60% of V_{DD}	0.4		1.7	V/ns

[†] All typical values are measured at their nominal V_{DD} values.



SCAS675 - APRIL 2002

switching characteristics, V_{DD} = 3.135 V to 3.465 V, T_A = 0°C to 70°C (continued)

REF, C_L = 20 pF, R_L = 500 Ω

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр†	MAX	UNIT
tpd1	Propagation delay time	XIN	REF	$f_{(XIN)} \ge 1$ MHz, TEST MODE	2		10.0	ns
t _{pd2}	Propagation delay time	SCLK↑	REF	TEST MODE		18		ns
t _C	REF clock period [†]			f(REF) = 14.318 MHz	69.8		69.84	ns
^t jit(cc)	Cycle to cycle jitter			f(CPU) = 100 to 200 MHz			250	ps
^t jit(acc)	Accumulated jitter			f(CPU) = 100 to 200 MHz	-200		200	ps
^t jit(∅)	Phase jitter			f(CPU) = 100 to 200 MHz			300	ps
odc	Duty cycle			f _(REF) = 14.318 MHz	45		55	%
tsk(b)	REF bank skew ↑ edges	REFx	REFx	f _(REF) = 14.318 MHz			500	ps
tsk(p)	REF pulse skew	REF	REF	f _(REF) = 14.318 MHz	2		5.8	ps
tw(H)	Pulse duration width, high			f(REF) = 14.318 MHz	27			ns
t _{w(L)}	Pulse duration width, low			f(REF) = 14.318 MHz	32			ns
t _r	Rise time			V _{ref} = 20% to 80% of Vo	1.1 2		2.7 0.7	ns V/ns
t _f	Fall time			V _{ref} = 20% to 80% of Vo	1.1 2		2.7 0.7	ns V/ns
v _r	Edge rate rising edge (maintained d	uring total to	ransition)	V _{ref} = 20% to 60% of VDD	0.25		1.1	V/ns
Vf	Edge rate falling edge (maintained of	during total t	transition)		0.25		1.1	V/ns

[†] All typical values are measured at their nominal V_{DD} values.

SDATA, C_L = 10 pF to 400 pF, R_L = 1 $k\Omega$


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPHL	Propagation delay time‡	SCLK↓	Data acknnowledge	See Figure 6	0.375		2	μs
tPLH	Propagation delay time‡	SCLK↓	Data valid	See Figure 6	0.375		2	μs
tPHL	Propagation delay time‡	SCLK↓	Data valid	See Figure 6	0.375		2	μs
4.	Eall time			C _L = 10 pF		86	250	
τf	Fall time			C _L = 400 pF		115	250	ns

[†] All typical values are measured at their nominal V_{DD} values.



[‡] The average over any 1-µs period of time is greater than the minimum specified period

[‡] This is a digital controlled delay. It equals to 6 REF clock cycles plus the internal gate delay (20 ns).




- NOTES: A. C_L includes probe and jig capacitance. C_L = 10 pF (CPU), C_L = 20 pF (USB, FDC, REF), C_L = 30 pF (PCI, LDC)
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 14.318 MHz, Z_{O} = 50 Ω , $t_{r} \leq$ 2.5 ns, $t_f \le 2.5 \text{ ns.}$
 - D. The outputs are measured one at a time with one transition per measurement.

	PARAMETER	3.3-V INTERFACE	UNIT
V _{IH_REF}	High-level reference voltage	2.4	V
VIL_REF	Low-level reference voltage	0.4	V
VT_REF	Input threshold reference voltage	1.5	V
VO REF	Off-state reference voltage	6	V

Figure 5. Load Circuit and Voltage Waveforms



SCAS675 - APRIL 2002




VOLTAGE WAVEFORMS

NOTE A: The repeat start condition is supported, but not clock stretching.

BYTE	DESCRIPTION			
1	SMBus address			
2	Command (dummy value, ignored)			
3	Byte count			
4	SMBus data byte 0			
5 – N	SMBus data byte 1 – N			

Figure 6. Propagation Delay Times, t_{r} and t_{f}



NOTE: Assertion and deassertion of PCI_STOP or LDT_STOP maintain signals duty cycle.
tsu(disable) is the time at which no pulse exists in following period.
tsu(enable) is the time at which a pulse exists in following period.

Figure 7. PCI_Stop or LDT_Stop ↓↑ to PCI (LDT)








Figure 8. Waveforms for Calculation of Skew and Offset



a) Single-Ended Output



b) Differential Output

Figure 9. Waveforms for Calculation of Jitter

PARAMETER MEASUREMENT INFORMATION




Figure 10. Load Circuit and Voltage Waveforms for CPU Bus

correction for measurements at 50 Ω nodes

Voltage levels and readings are scaled for the voltage divider 200 Ω to 50 Ω versus all reads and reference levels must be multiplied/divided by the fixed scale of five.





Figure 11. Bank and Output Skew; t_{sk(owx)}: Output Skew Window and MIN-to-MAX Phase



The common mode voltage is measured single-ended and is the result of the following calculation:

$$Vocm_{(t)} = [Vo(CPUT)_{(t)} + Vo(CPUC)_{(t)}]/2$$




 V_{Cm0} is calculated from the average of Vocm within 45%–75% (region without switching noise) of the pulse while CPUx is in the LOW state.

 V_{Cm1} is calculated from the average of Vocm within 45%–75% (region without switching noise) of the pulse while CPUx is in the HIGH state.

$$V_{\text{ocm}} = (V_{\text{cm0}} + V_{\text{cm1}})/2$$

SCAS675 - APRIL 2002



 $\Delta V_{ocm(t)}$ = MAX ($V_{cm0(t)}$) – MIN ($V_{cm1(t)}$) and

 $\Delta V_{\text{ocm}(t)} = \text{MIN} (V_{\text{cm0}(t)}) - \text{MAX} (V_{\text{cm1}(t)})$

b) Dynamic


Figure 12. Common Mode Voltage



PARAMETER MEASUREMENT INFORMATION

The differential voltage is measured single-ended and is the result of the following calculation:

$$Vod_{(t)} = Vo(CPUx)_{(t)} - Vo(\overline{CPUx})_{(t)}$$



Vod_0 is calculated from the average of Vod within 45%–75% (region without switching noise) of the pulse while CPUx is in the LOW state.

Vod_1 is calculated from the average of Vod within 45%–75% (region without switching noise) of the pulse while CPUx is in the HIGH state.

Vod = (Vod_0 + Vod_1/2 ∆Vod_DC = Vod_0 - Vod_1 ∆Vod_AC = |Vdif(max0| - |Vdif(min)|


Figure 13. Differential Output Voltage

MECHANICAL DATA

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118







i.com 27-Sep-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CDC960DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CDC960DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CDC960DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
CDC960DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC960DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDC960DLR	SSOP	DL	48	1000	333.2	345.9	41.3

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated